

INTERNATIONAL
STANDARD

ISO/IEC
11458

First edition
1993-12-01

**Information technology –
Microprocessor systems –
VICbus – Inter-crate cable bus**

*Technologies de l'information –
Systèmes à microprocesseurs –
VICbus – Bus à câbles inter-châssis*

LICENSED TO MECON Limited. - RANCHI/BANGALORE
FOR INTERNAL USE AT THIS LOCATION ONLY, SUPPLIED BY BOOK SUPPLY BUREAU.



Reference number
ISO/IEC 11458: 1993(E)

CONTENTS

	Page
FOREWORD.....	7
Clause	
1 Scope	8
2 Introduction to the ISO/IEC 11458 VICbus standard	9
2.1 Objectives	9
2.2 Standard terminology	9
2.2.1 Rule <N.n>	9
2.2.2 Recommendation <N.n>	9
2.2.3 Permission <N.n>	10
2.2.4 Observation <N.n>	10
2.3 Other terminology	10
2.4 Timing diagrams	10
2.5 Tables	10
2.6 Data representation	10
3 Data transfer bus	11
3.1 Introduction	11
3.2 DTB cycle types	11
3.2.1 Direct cycles	12
3.2.2 Transparent cycles	12
3.3 Use of the DTB information lines	13
3.3.1 The address phase	13
3.3.2 The data phase	13
3.3.3 Address / data lines AD31-AD00	13
3.3.4 Control lines CL3-CL0	13
3.3.5 Identification lines ID4-ID0	14
3.3.6 Device number signals DN4-DN0	14
3.3.7 Address signals A31-A02	14
3.3.8 Address extension signals AE5-AE0	14
3.3.9 Register select signals RS4-RS0	14
3.3.10 Block transfer signal BLT	16
3.3.11 Write signal WRITE	16
3.3.12 Byte selection signals LWORD, A01, ASELO, ASEL1, DSEL0, DSEL1	16
3.3.13 Interrupter number signals IN4-IN0	18
3.3.14 Slave response signal SERR	18
3.3.15 Data signals D31-D00	18
3.4 Transparent VME-A64 cycle	18
3.5 Data transfer cycle - bus protocols and timing	18
3.5.1 Block transfer cycles	19
3.5.2 Read-modify-write cycles	19
3.6 Compelled protocol	21
3.6.1 The address phase	21
3.6.2 The data phase	21
3.7 Non-compelled protocols	23
3.7.1 Non-compelled 1 (NC1)	25
3.7.2 Non-compelled 2 (NC2)	27
3.8 Slave participation in DTB cycles	28

3.9	DTB timing rules	29
4	Arbitration	41
4.1	Introduction	41
4.2	Lines	41
4.3	Arbitration protocol.....	41
4.4	Arbiter.....	42
4.5	Requester	43
4.6	Transfer of DTB mastership.....	43
4.7	Loss of the arbiter	44
4.8	Arbitration timing rules	48
5	Interrupts	50
5.1	Introduction	50
5.2	Lines and signals	50
5.3	Interrupt request signal selection	50
5.4	Interrupt protocol.....	51
5.5	Interrupter	52
5.6	Interrupt handler.....	53
5.7	Timing regulations	55
6	Utilities	57
6.1	Introduction	57
6.1.1	Arbitration lock line ALOCK.....	57
6.1.2	Device failure line DEVFAIL.....	57
6.1.3	Interrupt request select lines INTSEL0 and INTSEL1	57
6.1.4	VICbus reset line VICRESET	58
6.2	INTSEL generator selection.....	58
6.3	Reset	61
6.3.1	Global reset - VICRESET	61
6.3.2	Selective reset	61
6.4	Online and offline states	62
6.4.1	Regulations	63
6.4.2	Power-up condition	64
6.5	Fault tolerance	64
6.6	Cable connection and disconnection in robust systems	65
7	Electrical specifications	66
7.1	Introduction	66
7.2	Bus drivers and receivers	66
7.3	Cables	67
7.3.1	Cable characteristics	68
7.4	Connectors	68
7.5	Terminators	70
7.5.1	Arbitration daisy-chain (BG line) termination.....	70
7.5.2	Terminator power	70
7.5.3	Terminators and BGLOOP	70
7.6	Cable continuity for offline devices	72
8	VICbus registers	74
8.1	Introduction	74
8.2	Register summary	74
8.3	Control and status register - CSR	75
8.4	Online register - OLR	76
8.5	Device operational register - DOR	77
8.6	Reset register - RR	78